Show simple item record

dc.contributor.authorSuh, G. Edward
dc.contributor.authorClarke, Dwaine
dc.contributor.authorGassend, Blaise
dc.contributor.authorvan Dijk, Marten
dc.contributor.authorDevadas, Srinivas
dc.date.accessioned2023-03-30T16:31:13Z
dc.date.available2023-03-29T15:36:51Z
dc.date.available2023-03-30T15:51:48Z
dc.date.available2023-03-30T15:53:37Z
dc.date.available2023-03-30T16:31:13Z
dc.date.issued2003
dc.identifier.urihttps://hdl.handle.net/1721.1/149977.4
dc.description.abstractWe describe the architecture for a single-chip AEGIS processor which can be used to build computing systems secure against both physical and software attacks. Our architecture assumes that all components external to the processor, such as memory, are untrusted. We show two different implementations. In the first case, the core functionality of the operating system is trusted and implemented in a security kernel. We also describe a variant implementation assuming an untrusted operating system. AEGIS provides users with tamper-evident, authenticated environments in which any physical or software tampering by an adversary is guaranteed to be detected, and private and authenticated tamper-resistant environments where additionally the adversary is unable to obtain any information about software or data by tampering with, or otherwise observing, system operation. AEGIS enables many applications, such as commercial grid computing, secure mobile agents, software licensing, and digital rights management. We also present a new encryption/decryption method that successfully hides a significant portion of encryption/decryption latency, in comparison to a conventional direct encryption scheme. Efficient memory encryption and integrity verification enable the implementation of a secure computing system with the only trusted component being a single-chip AEGIS CPU. Preliminary simulation results indicate that the overhead of security mechanisms in AEGIS is reasonable.
dc.relation.ispartofseriesMIT-LCS-TR-883c;
dc.titleThe AEGIS Processor Architecture for Tamper-Evident and Tamper-Resistant Processingen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

VersionItemDateSummary

*Selected version